ABSTRACT The total ionizing dose (TID) effect is a problematic concern in fully depleted silicon-oninsulator (FD-SOI) metal-oxide-semiconductor transistors (MOSFETs) because of the introduction of the thin buried oxide layer. The device performance is degraded by the radiation-induced trapped charges in the oxide, which cause threshold-voltage drifts and OFF-state leakage-current increments. This paper proposes a novel strategy for TID hardening in FD-SOI devices by using body-tie biasing. First, an n-type threedimensional FD-SOI MOSFET with a gate length of 45 nm is built, and the irradiation-induced charge trapping in the oxide structures is simulated under different bias conditions. The responses of the floatingbody FD-SOI devices and the devices with an additional body-tie, to the total dose and interface charges, are simulated and compared. The results show that the tied-body structure is more tolerant to the TID effect than the floating-body structure and that it can endure up to 100 krad of TID irradiation without body-tie biasing. To mitigate the degradation of the tied-body device at high dose levels, body-tie biasing is used, and the ''repairing'' voltage'' at different dose levels is calculated. By applying the ''repairing voltage'' to the body-tie, the irradiated device can be restored to the pre-irradiation state efficiently.
I. INTRODUCTION
The fully depleted silicon-on-insulator (FD-SOI) metaloxide-semiconductor transistors (MOSFETs) has been proven to be more tolerant to single-event effects than its bulk silicon MOSFETs due to its ultrathin body region and buried oxide layer [1] , [2] . However, the total ionizing dose (TID) effect becomes more complex in FD-SOI devices, because of irradiation induced positive trapped charges consists of holes captured by oxide traps in the thin buried oxide (BOX) layer and the shallow trench isolation (STI), as well as on the silicon/oxide interface, which interfere severely with the normal operation of the device. In a post-irradiation device, electrons accumulate near the silicon/oxide interface, as a result, leakage paths form and the OFF-state leakage current increases. It has been reported that the floating-body FD-SOI MOSFET will be ''total dose latched'' at the dose level of 1
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Mrad(SiO 2 ) 3 . Negative drift in the threshold voltage induced by the coupling effect between the front gate and the oxide trapped charges is also observed in FD-SOI devices [4] - [7] . Efforts have been made to mitigate the degradation induced by total dose irradiation in FD-SOI MOSFETs, including body doping, radiation hardening design [8] , substrate biasing [9] and introduction of body-tie [10] . Substrate biasing is the simplest strategy, however, it is only applicable to ultra-thin BOX devices. Introduction of body-tie into the body region of FD-SOI devices seems to be a more efficient method, however, this irradiation hardening strategy has not been studied in detail.
In this work, a three-dimensional FD-SOI MOSFET with a gate length of 45 nm is built using Sentaurus TCAD [11] , and radiation induced charge trapping in the oxide is simulated, on that basis, responses of floating-and tied-body devices to TID irradiation are simulated and compared. To mitigate performance degradation of the tied-body FD-SOI device at high dose levels, a hardening strategy of body-tie biasing is proposed, and the ''repairing voltage'' which is applied to the body-tie electrode for restoring the post-irradiation device is calculated.
This work is organized as follows: Section 2 briefly describes the device structure and doping profile. Section 3 is the simulation procedure, bias conditions during measurement of devices' TID response are also provided in this part. Section 4 is simulation and discussion, charge trapping in oxides of FD-SOI MOSFET under two bias conditions is simulated, based on which the response of the floating-/tied-body FD-SOI MOSFET to the total dose irradiation is simulated and compared. Besides, body-tie biasing is utilized to mitigate the degradation in the tied-body device at high dose levels, and the ''repairing voltage'' is calculated. Section 5 presents a brief summary of this work.
II. DEVICE DESIGN
In FD-SOI MOSFETs, the channel region is always depleted in equilibrium state. This is realized by heavily doped polysilicon gate and source/drain regions, lightly doped body region and ultra-thin gate oxide layer. To avoid the punchthrough phenomenon, thickness of the body region is usually less than one third of the effective channel length [12] . In this work, the gate length of the FD-SOI MOSFET is L ch = 45 nm. Considering the junction depth is 5nm, the effective channel length will be approximately 35 nm, therefore, the thickness of the silicon film is T si = 10 nm. Other structural parameters are: length of source and drain region L sd = 40 nm, BOX layer thickness T box = 25 nm, substrate thickness T sub = 50 nm, gate oxide layer thickness T ox = 5 nm, poly-silicon gate thickness T gate = 20 nm, spacer thickness T spacer = 10 nm, body width W = 50 nm, and STI width W sti = 10 nm. An FD-SOI MOSFET usually has four electrodes, i.e., source, drain, gate and substrate. Since the floating-body effect is negligible during normal operation in FD-SOI MOSFETs, the commonly used body-tie electrode in partially depleted SOI (PD-SOI) devices is no longer necessary, however, the body-tie electrode is still utilized to implement total dose hardening in FD-SOI MOSFETs in this work. The body-tie electrode is located on the body/BOX interface and it crosses the entire z-direction of the body region of the device. Width of the body-tie electrode is 4 nm, and there is a 2 nm gap between the body-tie electrode and the source junction. Voltages applied to the source, drain, gate, body-tie, and substrate are expressed as V s , V d , V g , V b , and V sub respectively, and V sub is grounded throughout this work.
The body region of the FD-SOI MOSFET is constantly p-doped at a concentration of 10 17 /cm 3 and the substrate has a concentration of 10 14 /cm 3 . The source/drain region is constantly n-doped with a concentration of 10 20 /cm 3 . The Gaussian distribution of the doping level drops from the edges of the source/drain region into the channel with a junction depth of 5 nm. Fig. 1(a) and (b) shows the 3D structure and cross-section of the FD-SOI MOSFET generated by Sentaurus Structure Editor (SDE), the legend is the doping level. Sentaurus Mesh (SNMESH) is used to build the mesh, which consists of two parts: global mesh and mesh in the region of gate oxide. In global mesh, interval varies from 1.5nm to 10nm with a growth ratio of 1.2 in all directions, VOLUME 7, 2019 while in the gate oxide, a denser mesh from 0.2nm to 0.8nm in y-direction is defined. Fig. 1(c) shows the meshing result.
III. SIMULATION PROCEDURE A. SIMULATION OF CHARGE TRAPPING IN OXIDES
In radiation environments, generation of electron-hole pairs in oxides is an electric-field-dependent process, which can be calculated using [13] 
where G ehp is the density of radiation induced electron hole pairs, D is the total radiation dose in rad(SiO 2 ), g SiO2 is the generation rate of electron hole pairs of SiO 2 , f y (E) is the carrier yield function, which can be expresses as
where E is the electric field intensity in V/cm, and E 1 , E 2 , m are fitting parameters. For γ -ray irradiation, these parameters can be found in Sentaurus Device User Guide [14] , where
35 × 10 6 V/cm, and m = 0.9. The generation rate of electron hole pairs in SiO 2 (i.e. g SiO2 ) is calculated as follows [15] ,
where ρ = 2.196 g/cm 3 is the density of SiO 2 , and w = 18 eV is the energy required to create an electron hole pair in SiO 2 . Radiation induced electron hole pairs drift in electric field, the mobility of electrons and holes are µ n = 20 cm 2 /V·s and µ p = 10 −5 cm 2 /V·s respectively in SiO 2 [16] . In the process of drift, a portion of holes are captured by traps in the SiO 2 lattice, forming positive trapped charges. Chatzikyriakou et al. [13] has provided a detailed model for charge trapping in oxides, which is utilized in this work to simulate the process of charge trapping. In the simulation, dose rate of γ -irradiation is 1 krad(SiO 2 )/s, and irradiation time is 20s, 50s, 100s, 200s, 500s and 1000s for different total irradiation dose. During irradiation, the device is zeros biased and transmission-gate (TG) biased respectively. Under zero bias condition, all electrodes of the device are grounded, and under TG bias condition, source and drain electrodes are biased at V d = V s = 0.1V, the gate electrode is biased at V g = −1V, the body-tie electrode and the substrate are grounded. After irradiation simulation, trapped charges in oxides are ''frozen'' to avoid annealing in the following device measurements.
B. MEASUREMENTS OF TID RESPONSE
TID response of post-irradiation devices are measured based on the results of charge trapping simulation under TG bias condition. I d −V g curves of floating-and tied-body devices with different total irradiation doses are calculated by stationary simulation conducted in Sentaurus Device. As a reference, I d −V g curves of pre-irradiation devices are also calculated. In the simulation, V g is increased from −1V to 3V with a step of 0.1V, bias voltages of other electrodes are listed in Tab. 1.
C. CALCULATION OF REPAIRING VOLTAGE
In tied-body FD-SOI devices, irradiation induced threshold voltage drift can be mitigated by biasing the body-tie voltage V b to a certain value, which is defined as the ''repairing voltage''. It can be foreseen that the ''repairing voltage'' depends on the total irradiation dose. To figure out the ''repairing voltage'' at different dose levels, V b is gradually reduced from 0 V with a step voltage of −0.02V in the simulation, until the I d −V g curve of the post-irradiation device is restored to its pre-irradiation level. I d − V g curves with different body-tie biases are calculated by varying the gate voltage from −1V to 3V, and other electrodes are biased according to the voltages listed in Tab. 1. Fig. 2 shows the simulation results of density of trapped charge in oxides, bias conditions during simulation are zero bias and TG bias, and the total irradiation dose is 200 krad(SiO 2 ) at a dose rate of 1 krad(SiO 2 )/s. From the result, we can see that charge trapping always occurs in irradiation environments. In the case of zero bias, charge trapping happens because of the built-in electric field, even though all of the electrodes are grounded. In comparison, charge trapping is much severer under TG bias condition, since the electric field intensity in the oxide is stronger. TG bias has been reported to be the worst biasing condition for total dose irradiation [12] .
IV. RESULTS AND DISCUSSION

A. CHARGE TRAPPING IN OXIDES
In addition to oxide-trapped charge, interface-trapped charge is also a significant factor that interferes with the normal operation of an FD-SOI device. Interface traps are located exactly on the silicon/oxide interface, and they interferes with carrier mobility and recombination rate. In this work, charge density on the silicon/oxide interface from [17] was used in the following simulation.
B. TIED-BODY VERSUS FLOATING-BODY
Body-tie is commonly used in PD-SOI devices to eliminate floating-body effect. Since floating-body effect is negligible in FD-SOI devices, the body-tie electrode is no longer necessary. However, in an irradiated FD-SOI MOSFET, the trapped charges in the oxide raise the electrical potential of the entire body region, as a result, the front gate voltage is reduced and the OFF-state current is increased. Gaillardin et al. [10] reported that the body electrical potential could be modulated by dynamic substrate biasing, so as to eliminate the negative drift of the I d −V g curve caused by oxide charges. However, the effectiveness depends on the thickness of BOX layer. By contrast, a more effective method for modulating electrical potential in body region is introducing the body-tie electrode.
To present an intuitive illustration for distributions of physical fields in post-irradiation FD-SOI MOSFETs, we run simulations to calculate electron and current density in floatingand tied-body devices at the dose level of 1 Mrad(SiO 2 ). Since the thinness of the gate oxide is comparable with the mean free path of electrons, charges trapped in this region can be neutralized by tunneling electrons from the adjacent silicon [18] , thereby, the gate-oxide trapped charges are not the main concern. In contrast, the BOX and STI layers are more sensitive to the total dose irradiation, as they are much thicker than the gate oxide. Simulation results extracted from the cut plane in Fig. 1 are shown in Fig. 3 and Fig. 4 .
After irradiation, devices are measured in OFF state. In tied-body device, voltage of the body-tie electrode V b is 0 V. As it shows in Fig. 3(a) , a leakage path consists of accumulated electrons appears near the body/BOX interface in the floating-body device, and the leakage current will increase and flow from the drain to the source, even though the device is in OFF state. In tied-body device, the leakage path can be efficiently cut off by body-tie electrode, as it shows in Fig. 3(b) , as a result, the leakage current in OFF state is restrained. Fig. 4 shows the distribution of leakage current density in OFF state in floating-and tied-body devices.
C. TOTAL IONIZING DOSE RESPONSE
Simulation results of charge trapping under TG bias condition at different dose levels presented above are used in this part to simulate total dose response of the FD-SOI devices, results of simulation are shown in Fig. 5 .
It can be observed that negative drift of I d −V g curves induced by oxide-trapped charges happens in both devices. The tied-body FD-SOI MOSFET is, as expected, more tolerant to the total dose irradiation, as shown in Fig. 5(a) . The body-tie mitigates the increment of body electrical potential induced by oxide-trapped charges, as a result, it can endure up to 100 krad(SiO 2 ) of total dose irradiation without bodytie biasing, and the device will still be able to turn off even at high dose levels of 500 krad(SiO 2 ) or 1 Mrad(SiO 2 ). In contrast, the floating-body device is more sensitive to total dose irradiation. From Fig. 5(b) , it can be seen that the device will be ''total dose latched'' when the irradiation dose exceeds 500 krad(SiO 2 ). Fig. 6 shows the threshold voltage deviation as a function of total irradiation dose. Voltage drift is calculated by comparing with pre-irradiation threshold, i.e., − V th = V th (pre-rad) -V th (post-rad). Threshold voltages at various dose levels are calculated by constant-current method, the threshold current is 0.1 µA. As the result shows, threshold voltage drift in floating-body device is much worse than tied-body device, an deviation of −0.69 V is observed in threshold voltage at the dose level of 500 krad(SiO 2 ), in fact, the threshold voltage at this dose level is −0.94 V. It also explains the ''total dose latch'' phenomenon in floating-body device, since the pre-irradiation threshold voltage is −0.25 V. In contrast, the negative drift of threshold voltage is smaller in tiedbody device. The threshold voltage is 0.14 V and −0.038 V at total dose levels of 500 krad(SiO 2 ) and 1 Mrad(SiO 2 ), with voltage deviations of −0.21 V and −0.39 V respectively.
In addition to oxide-trapped charge, interface-trapped charge also interferes with the normal operation of FD-SOI MOSFET, while in a more ''direct'' way, as they are located next to the body region. They also exchange charges with the adjacent silicon. In this work, the process of charge trapping in the silicon/SiO 2 interface is not simulated. Instead, typical values of the interface charge density from the previous work [17] are used.
As shown in Fig. 7 , threshold voltage drift and OFF-current increment happens in both structures. In tied-body device, −0.15 V and −0.5 V drifts of threshold voltage can be observed with interface charge densities of N it = 10 12 /cm 2 and N it = 3×10 12 /cm 2 respectively. In floating-body device, the degradation is much worse, and the device fails to turn off when interface charge density is N it = 3 × 10 12 /cm 2 . 
D. RADIATION HARDENING USING BODY-TIE BIASING
The above simulation results demonstrate that tied-body FD-SOI MOSFETs are more tolerant to total dose irradiation than floating-body devices. However, the device performance is degraded at high dose levels and interface charge densities. At high dose levels, increments in the electrical potential and electron density near the body-tie can be suppressed effectively, while the other positions in the body region are still affected by oxide charges and interface charges.
In post-irradiation FD-SOI devices, negative drift in the threshold voltage can be restored by biasing the body-tie voltage V b to a negative value. In this part, the ''repairing voltage'' for restoring the threshold voltage drift and OFF-state current increment caused by oxide charges and interface charges are calculated. In the simulation, V b is gradually reduced from 0 V with a step voltage of −0.02V, until the I d − V g curve of the device is restored to its pre-irradiation level. Fig. 8 shows the relationship between the threshold voltage drift − V th and body-tie voltage V b for oxide charges and interface charges.
It can be concluded from the results that the threshold voltage can be restored by biasing the body-tie voltage V b to the ''repairing'' voltage. The results also suggest a quasilinear relationship between the body-tie voltage V b and the threshold voltage drift − V th . A larger ''repairing voltage'' is needed at higher total dose levels or higher interface charge densities. In fact, the ''repairing voltage'' for 500 krad(SiO 2 ), The current densities are extracted from the cut plane on the body/BOX interface in the OFF state, and it can be seen that the minimum value is obtained at the body-tie. As shown by the red markers, the current density at positions far away from the body-tie still increases without body biasing because of the increment in the electrical potential and electron density at high dose levels. Consequently, the OFF-state current increases, as shown in the I d −V g curves of Fig. 5(a) and Fig. 7(a) . By applying the ''repairing voltage'' to the body-tie, the current density along the back channel leakage path in the OFF state is restored to the pre-irradiation level, as shown by the green markers. As a result, the increment in the OFF-state current at high dose levels is also eliminated. Fig. 10 shows the pre-irradiation I d − V g curve and post-irradiation curves restored by biasing the body-tie to the ''repairing voltage''. As the result shows, the threshold voltage drift and leakage current increment are efficiently restored to the pre-irradiation levels, even at high dose levels of 500 krad(SiO 2 ) and 1 Mrad(SiO 2 ).
V. CONCLUSIONS
In this work, an n-type three-dimensional FD-SOI MOSFET with 45 nm gate length was built, and the irradiation-induced charge trapping in the BOX layer and STI layer under OFF bias and TG bias were simulated. The charge trapping profiles under the TG bias condition at different dose levels were used to simulate the total dose response of the floating-/tiedbody FD-SOI device, and the results showed that the FD-SOI MOSFET with body-tie was more tolerant to total dose irradiation than the floating-body structure. It could endure up to 100 krad of total dose irradiation without body-tie biasing, and the phenomenon of ''total dose latch'' that happened in floating-body devices at high dose levels could be avoided in the tied-body device. Threshold voltage drift and leakage current increment were observed in the tied-body device at high dose levels and high interface charge densities. To mitigate the degradation, a hardening strategy of body-tie biasing was proposed, and the ''repairing voltage'' was calculated for different dose levels. By applying the ''repairing voltage'' to the body-tie, the tied-body FD-SOI device could be efficiently restored to the pre-irradiation state, even at high dose levels of 500 krad(SiO 2 ) and 1 Mrad(SiO 2 ). 
